


FIG. 1






FIG. 3




FIG. 4B






FIG. 5





÷	Receiver Input and Source Centered Clock Performance	lock Perfc	rmance				
	Parameter	Symbol	Conditions	Min	Typ	Min Typ Max	Units
	Output Common Mode	Vcm	See Figure Below	1575	1675	1775	mV
	Single Ended Output Impedance	\mathbf{Z}_{SE}		40	50	09	G
	Differential Input impedance	Z_{d}		08	100	120	G
	Input Impedance Mismatch	Z_{M}				10	%
	Q40, CML Input Differential Amplitude, p-p	Δ VQDO	See Figure Below	400	500	009	mV
	Q40 Input Rise and Fall Time (20% to 80%)	$\mathfrak{t}_{\mathtt{RH}}$, $\mathfrak{t}_{\mathtt{FH}}$			25	35	sd
	Differential output return loss*	S11	Up to 7.5 GHz	10			dВ
	4-by-1 mux input return loss >15 db at 10 GHz						






FIG. 7



At B: Total Input Jitter = 4+4+12+4+4+4+0.71*14=42 ps CMOS Input Mismatch + setup/Hold = 24 psMargin at 12.5 Gig = 12 psMargin at 10 Gig = 32 ps

FIG. 8



11/12

FIG. 10




FIG. 11